Static timing analysis is a technique of computing of cell delay and interconnect delay in design (known as path delay) and comparing it against constrain (timing specific) set in SDC file. This paper ...
CATALOG DESCRIPTION : Basic concepts in VLSI CAD with emphasis on physical design, fundamental algorithms for CAD problems, development of CAD tools. REQUIRED TEXT: Andrew B. Kahng, Jens Lienig, Igor ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback